

Amendments to the Specification

Please amend the **Specification** as follows:

Please amend paragraph [0001] as follows:

[0001] This application claims priority from provisional application Ser. No. 60/303,247, filed July 6, 2001, which is hereby incorporated by reference in its entirety, and is a continuation of application Ser. No. 10/188,144, filed on July 3, 2002, ^{6,678,196} now U.S. Patent No. , , , which is hereby incorporated by reference in its entirety.

Please replace paragraphs [0032] and [0033] with the following amended paragraphs [0032] and [0033]:

[0032] The first driver 60₀ 70₀ is connected to receive bit 0 of write data 0 WRDI₀, and its complement WRDI_N₀, a write pulse WRPLS_N, bit line reference BLREF, two control signals PCC, NCC and a read pulse RDPLS_N. It should be noted that WRDI₀ and WRDI_N₀ do not have to be complements. In certain circumstances, such as when a write operation is completed, it is desirable to have both WRDI₀ and WRDI_N₀ set to a low level. Typically, it is not desirable to have both WRDI₀ and WRDI_N₀ set to a high level. Thus, the combination of the WRDI₀ and WRDI_N₀ can have three states.

[0033] The first driver 60₀ 70₀ uses the input write data WRDI₀, and its complement WRDI_N₀, to drive a first bit line 26₀ and a second bit line 28₀. The bit lines 26₀, 28₀ are connected to an SRAM cell 10 in each array of words WORD 0, WORD 1 to WORD n. The other drivers 60_m 70_m receive other bits of the write data (e.g., WRDI_m and WRDI_N_m) and use the data to drive other first and second